Our paper “HP-GNN: Generating High Throughput GNN Training Implementation on CPU-FPGA Heterogeneous Platform” has been accepted as a full paper at the 30th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA ’22). This paper describes a general framework that generates high throughput GNN training accelerator on CPU-FPGA platform.
